We report a method for depositing patterned dielectric layers with submicron features using atomic layer deposition. The patterned films are superior to sputtered or evaporated films in continuity, smoothness, conformality, and minimum feature size. Films were deposited at 100-150°C using several different precursors and patterned using either electron-beam or photoresist. The low deposition temperature permits uniform film growth without significant outgassing or hardbaking of resist layers. A lift-off technique presented here gives sharp step edges with edge roughness as low as ϳ10 nm. We also measure dielectric constants ͑͒ and breakdown fields for the high-materials aluminum oxide ͑ϳ8-9͒, hafnium oxide ͑ϳ16 -19͒, and zirconium oxide ͑ϳ20-29͒, grown under similar low temperature conditions.
A variety of applications require thin-film oxides as gate dielectrics, simple insulators, or protective coatings. The push for dielectric layers exhibiting high conformality, uniform stoichiometry and thickness, large breakdown fields, and high dielectric constants has motivated a search for alternatives to SiO 2 and associated deposition techniques. [1] [2] [3] An emerging deposition technique that offers relatively precise control of composition, conformality over high-aspectratio structures, and thickness control is atomic layer deposition ͑ALD͒. 4 ALD is a self-limiting deposition process where separate precursor gases for a target material are sequentially and cyclically dosed into a vacuum chamber under computer control. Substantial work has been invested to develop ALD processes that yield high quality films and use precursor gases that do not chemically damage pre-existing device structures. 5 Previously, a significant shortcoming of ALD was that, like chemical vapor deposition ͑CVD͒, patterning of dielectrics required a subtractive process, in which whole layers were deposited, and patterning was done by etching. This limitation arose from the need to use deposition temperatures exceeding 300°C, which destroyed resist layers or caused them to outgas and disrupt film growth. In precise applications, etch steps are often unacceptable as they can damage other device structures. Moreover, it is difficult to pattern fine features by etching; first, because any subtractive process requires leaving a patch of resist on the substrate the same size as the desired feature, and second, because low energy dielectric etches ͑which do not damage the device͒ are generally isotropic, causing feature shape change and undercutting. 3 In contrast, lift-off patterning allows one to cut a ''slit'' in a resist layer and deposit material only where needed. It is therefore desirable to develop lift-off processes for dielectrics similar to those used for metallization. High quality dielectric films patterned by lift-off would be of great value not only in the semiconductor industry, but also in optical applications, 6, 7 as catalysts, 8, 9 and as protective coatings. 10, 11 We note that although polymer resists have been used previously in crudely patterning ALD films for profilometry measurements, actual lift-off lithographic patterning has not been reported to date. 12 In this letter we demonstrate a process that allows ALDgrown dielectric films to be patterned using lift-off. Examples described in detail are the high-materials aluminum oxide (Al 2 O 3 ) and hafnium oxide (HfO 2 ). The ALD process employed operates at low temperature and uses noncorrosive precursor gases. The patterned films are uniform in thickness with deviations ϳ1 nm, and are conformal to underlying device structures. ALD lift-off is demonstrated for both photolithography and electron-beam lithography, yielding films with patterned features below 100 nm. We have also measured the dielectric constants and breakdown fields of comparably grown unpatterned films of Al 2 O 3 , HfO 2 , and ZrO 2 , finding ϳ8.2-9 for Al 2 O 3 , ϳ16.3-18.5 for HfO 2 , and ϳ20-29 for ZrO 2 , at various film thicknesses and measurement temperatures. All films measured exhibit breakdown fields between 5.6 and 9.5 MV/cm, varying with material, film thickness, and measurement temperature ͑see Table I͒ .
The photolithographic ALD process consisted of the following steps. First, centimeter-scale pieces of a polished Si wafer with 1 m of thermally grown oxide were cleaved, cleaned ͑5 min in each of tricholoroethylene, acetone, methanol͒ and baked for 5 min at 160°C to drive off solvent residues. Next, Shipley 1813 or 1818 photoresist was spun onto the samples, after which they were baked for 2 min at 120°C and exposed through a photomask with large features ͑Ͼ10 m͒. Patterns were developed using tetramethyl ammonium hydroxide and cleaned for 30 s in 100 W oxygen plasma at 700 mTorr. Thin films were then grown on these samples via a͒ Author to whom correspondence should be addressed; electronic mail: biercuk@physics.harvard.edu APPLIED PHYSICS LETTERS VOLUME 83, NUMBER 12 22 SEPTEMBER 2003 ALD, as described later. The electron-beam ALD process, used for fabricating fine features, began with similar Si samples, cleaved and cleaned using the same three-solvent rinse followed by a 2 min bake at 180°C. A bilayer of 200 k poly͑methylmethacrylate͒ ͑PMMA͒ and 950k PMMA was spun onto a sample and baked for 15 min at 180°C for each layer, yielding a total PMMA thickness ϳ350 nm. Fine-line patterns were written and developed in a solution of isopropanol ͑75%͒, methyl isobutyl ketone ͑24%͒, and methyl ethyl ketone ͑1%͒. The ALD procedure used for both the photolithographic and electron-beam lift-off processes employed highly reactive metal amide precursors ͓tetrakis͑dimethylami-do͒hafnium ͑IV͒ and H 2 16 -18 Samples were placed in a stainless steel tube furnace and heated to 100-150°C. The cycle of precursors was then started, with nitrogen purges between each step. In order to achieve lowtemperature deposition with uniform thickness, the nitrogen purge time needed to be lengthened ͑from ϳ5 s, used for the 300°C process, to ϳ120 s͒ to prevent physisorption and to remove unreacted gas-phase precursors. Film thicknesses ranged from 2.5 to 100 nm.
Despite the reduced temperature and lengthened total deposition time, the films appear similar in composition to those grown at higher temperatures, although some important differences exist. First, while surface roughness of these films is typically ϳ5% of total film thickness for high temperature deposition ͑Ͼ200°C͒ it is less than 1% total film thickness for deposition temperatures below 150°C, except where limited by substrate roughness. 19 Second, x-ray diffraction data indicate that 100-nm-thick films of unpatterned HfO 2 grown at or below 100°C are completely amorphous while those grown at higher temperatures show some crystallinity ͑Ͻ10% for growth temperature up to 200°C͒. 19 Low-temperature grown ZrO 2 films characterized in the same manner show an increase in crystallinity from 10% to 60% as the deposition temperature increases from 100 to 150°C. 19 It is worth noting that amorphous dielectric films are desirable for applications as gate dielectrics due to their smoothness and high breakdown fields compared to polycrystalline films. 20, 21 Following the growth step, the lift-off procedure was carried out by immersing samples in acetone for times ranging from 10 min to 2 h. To allow the acetone to penetrate the conformal dielectric layer and attack the resist below, it was necessary to manually scratch the surface of the film. While still immersed in acetone, ϳ1 s pulses from an ultrasonic bath were used to dislodge remaining sections of resist.
Atomic force microscope images in Fig. 1 show that the resulting patterned films have surface roughness comparable to that of the SiO 2 substrate ͑ϳ1 nm͒, and sharp step edges. Deviation of the edge from a straight line is limited by the photolithography and not film deposition or lift-off. This was verified by examining metal lines deposited in similar patterns, as shown in Fig. 4 . Micrographs of patterned ALD films on SiO 2 ͓Figs. 1͑a͒ and 2͑a͔͒ show edge roughness ϳ10 nm for electron-beam patterning and ϳ100 nm edge roughness for photolithographic patterning ͓Figs. 1͑b͒ and 2͑b͔͒. Figure 3 shows a scanning electron microscopy ͑SEM͒ image of a device geometry featuring lines of dielectric pat- terned via electron-beam lithography, with smallest dimensions below 100 nm. We have also fabricated complicated multilayer device geometries in which metallic layers are partially coated with patterned ALD films, followed by patterned metallic overlayers. SEM analysis shows ͑Fig. 4͒ that patterned ALD films running over metallic lines are highly conformal around the metal line edge and at the metalsubstrate interface.
The dielectric constants and breakdown voltages of unpatterned dielectric films grown by low-temperature ALD as described earlier were measured as follows. Films of Al 2 O 3 , HfO 2 , and ZrO 2 were grown on Si-SiO 2 substrates with 20 nm Tiϩ50 nm Pt electrodes deposited by electron-beam evaporation. ALD films were deposited at 150°C and showed good adhesion to the Pt underlayer. Subsequently 50 nm Pt was evaporated through a shadow mask to form a top electrode of dimension ϳ200 mϫ200 m. These trilayer structures formed parallel-plate capacitors, which were characterized in a vacuum probe station at 20 K and room temperature. A 1 k⍀ resistor was placed in series with these test devices, and digital lock-ins were used to measure the voltage drops across both the resistor and the test device. The circuit was voltage biased using a function generator with an excitation of ϳ100 mV at 1 kHz. Voltages across the resistor (V R ) and test device (V C ) were used to measure the capacitance of the test device, CϭV R (2 f RV C ) Ϫ1 and, hence, the dielectric constant of the film, ϭCd/A⑀ 0 (A is the device area; d is the film thickness͒. Dielectric constants ϳ20-29 are found for ZrO 2 , ϳ16 -19 for HfO 2 , and ϳ8 -9 for Al 2 O 3 ͑see Table I͒ . Breakdown fields E BD ϭV BD /d were found by applying an increasing dc bias until the onset of a large leakage current was observed at V BD . Values obtained are in the range E BD ϳ6 -9 MV/cm for all three materials, approaching the breakdown fields for high-quality SiO 2 films. Resulting values for dielectric constants, breakdown fields, and calculated charge densities presented in Table I for varying thicknesses and measurement temperatures of the materials. It is interesting to note that the values we obtain for breakdown fields in these devices are two to three times higher than those previously reported in the literature for HfO 2 and ZrO 2 . [22] [23] [24] We believe the difference is due to the low-temperature growth process, which produces amorphous films. 
